

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/086,197	03/01/2002	Sanjiv Garg	097749182047.0170009	1234
75	90 11/25/2003		EXAM	INER
·	SSLER GOLDSTEIN &	z FOX	DONAGHUE	, LARRY D
WASHINGTON	RK AVENUE, N.W. N, DC 20005		ART UNIT .	PAPER NUMBER
			2154	\bigcirc
			DATE MAILED: 11/25/2003	3 X

Please find below and/or attached an Office communication concerning this application or proceeding.





UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Viginia 22313-1450
www.uspto.gov

	•			
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/086,197	03/01/2002	Sanjiv Garg	097749182047.0170009	1234
22887 759	90 08/28/2003			
DISCOVISIO	N ASSOCIATES		EXAMI	NER
	AL PROPERTY DEVELC REET, SUITE 200	PMENT	DONAGHUE	, LARRY D
IRVINE, CA 9	2614		ART UNIT	PAPER NUMBER
			2154	8
			DATE MAILED: 08/28/2003	0

Please find below and/or attached an Office communication concerning this application or proceeding.

				pper
	Application No.	Applicant(s)		
Office Action Summary	Examiner		Group Art Unit	
—The MAILING DATE of this communication appears	on the cover she	et beneath the co	orrespondence addre	ess—
Period for Reply		>		
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO OF THIS COMMUNICATION.	EXPIRE	MONTH(S) FROM THE MAILING	G DATE
 Extensions of time may be available under the provisions of 37 CFR 1.15 from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, such period shall, by default, experiod to reply within the set or extended period for reply will, by statute 	/ within the statutory notice SIX (6) MONTHS	ninimum of thirty (30) 3 from the mailing dat	days will be considered tile e of this communication.	
Status				
Responsive to communication(s) filed on This action is FINAL.	25 No,	5-7		
☐ Since this application is in condition for allowance except for accordance with the practice under Ex parte Quayle, 1935			the merits is closed	in
Disposition of Claims				
Z - Z - Z - Z - Z - Z - Z - Z - Z - Z -		is/are ¡	pending in the applica	tion.
Of the above claim(s)				
□ Claim(s)	-	is/ara	allowed	
Q-ctaim(s) 2 - 20		is/are ı	rejected.	
☐ Claim(s)			•	
□ Claim(s)			-	election
Application Papers		require	ement.	
☐ See the attached Notice of Draftsperson's Patent Drawing I	Review, PTO-948.			
☐ The proposed drawing correction, filed on	is 🗆 approv	ed 🗆 disapprove	d.	
☐ The drawing(s) filed on is/are objected	d to by the Examin	er.		
$\hfill \Box$ The specification is objected to by the Examiner.				
☐ The oath or declaration is objected to by the Examiner.		•		
Priority under 35 U.S.C. § 119 (a)-(d)				
 □ Acknowledgment is made of a claim for foreign priority unde □ All □ Some* □ None of the CERTIFIED copies of the □ received. □ received in Application No. (Series Code/Serial Number) □ received in this national stage application from the Interr 	e priority documen	ts have been	· .	
*Certified copies not received:			•	
Attachment(s)				
	s)	☐ Interview Sumr	narv. PTO-413	
☐ Notice of Reference(s) Cited, PTO-892	,		nal Patent Application,	PTO-152
□ Notice of Draftsperson's Patent Drawing Review, PTO-948				
	Action Summary			

Art Unit: 2154

- 1. Claims 2-20 are presented for examination.
- 2. Claim 1 has been canceled at the request of applicant.
- 3. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321© may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

4. Claims 2-20 are rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims of U.S. Patent No. 5,737,624. Although the conflicting claims are not identical, they are not patentably distinct from each other because The claims of 5,737,624 set forth a system which is an obvious variation of claim 2 of the instant application system for register renaming in a computer system capable of out-of-order instruction

Art Unit: 2154

execution (claim 1, lines 1-2), comprising: a temporary buffer comprising a plurality of storage locations for storing execution results (claim 13, lines 2-4), wherein an execution result for an instruction in an instruction window is stored in one of said plurality of storage locations (claim 13, lines 2-4), said one of said plurality of storage locations being assigned to said instruction in said instruction window(claim 13, lines 2-7); and tag assignment logic that outputs a tag comprising a temporary buffer storage location address in place of a register address for an operand of a first instruction claim 13, lines 5-13), wherein said temporary buffer storage location address is an address of said operand in one of said plurality of storage locations if said first instruction is dependent on a previous one of said plurality of instructions in said instruction window for said operand (claim 13, lines 8-13).

- 5. Garg et al. was cited by examiner on paper no. 4.
- 6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

. Page 3

⁽e) the invention was described in-

⁽¹⁾ an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or

⁽²⁾ a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).

Page 4

Art Unit: 2154

7. Claims 2-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Nguyen et al. (5,448,705).

Nguyen et al. was cited by examiner on paper no. 4.

- 8. Nguyen taught the invention (claim 13) as claimed including a computer system (100), comprising: a memory unit for storing program instructions (132, 110, 112); a bus coupled to said memory unit for retrieving said program instructions (114, 136); and a processor (104) coupled to said bus, wherein said processor comprises a register renaming system (496), comprising: a temporary buffer comprising a plurality of storage locations for storing execution results (552), wherein an execution result for an instruction in an instruction window is stored in one of said plurality of storage locations, said one of said plurality of storage locations being assigned to said instruction in said instruction window; and tag assignment logic that outputs a tag comprising a temporary buffer storage location address in place of a register address for an operand of a first instruction if said first instruction is dependent on a previous one of said plurality of instructions in said instruction window for said operand, wherein said temporary buffer storage location address is an address of said operand in one of said plurality of storage locations (col. 37, line 1 col. 38, line 12).
- 9. As to claim 9, Nguyen et al. taught said processor further comprises termination logic that transfers said execution results in said plurality of storage locations in said temporary buffer to register file locations in-order based on the order of instructions in said instruction window (col. 37, lines 53-63).

Page 5

Application/Control Number: 10/086,197

Art Unit: 2154

- 10. As to claim 10, Nguyen et al. taught said termination logic transfers a plurality of execution results from said temporary buffer to said register file simultaneously (col. 37, lines 53-63).
- 11. As to claim 11, Nguyen et al. taught said termination logic transfers an execution result for an instruction from said temporary buffer to said register file when all execution results for all prior instructions are retireable (col. 37, lines 53-63).
- 12. As to claim 12, Nguyen et al. taught said tag further comprises an identifier that indicates whether said address within said tag is an address within a register file or said plurality of storage locations (col.36, lines 58-68).
- 13. As to claim 13, Nguyen et al. taught said processor further comprises register file port multiplexers that pass said tag to read address ports of said temporary buffer for accessing said execution results (col. 36, lines 35-63).

As to claims 2-12 and 14-20 fail to teach above or beyond claims 8-13, and is reject for the reason set forth, above.

9. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL.** See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO


Art Unit: 2154


MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to L. Donaghue whose telephone number is (703) 305-9675. The examiner can normally be reached on M-F from 8:00 to 4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An, can be reached on (703) 305-9678. The fax phone number for an official fax is (703) 746-7238, an after-final fax is 703-746-7238 and a draft or non-official fax is 703-746-7240.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-3900.





ATTY. DOCKET NO. 2047.0170009 (As Corrected) 10/086,197

APPLICANT GARG et al.

FILING DATE GROUP March 1, 2002 2154

					March 1, 2002	_	2154		
	•			U.S.	PATENT DOCUMENTS				
EXAMINER INITIAL			UMENT BER	DATE	NAME	С	LASS	SUB- CLASS	FILING DATE
	AA1	4,626	5,989	12/1986	Torii		·		
	AB1	4,675	5,806	06/1987	Uchida				
	AC1	4,722	2,049	01/1988	Lahti				
	AD1	4,80	7,115	02/1989	Torng			 	
	AE1	4,90°	1,233	02/1990	Liptay				
	AF1	4,90	3,196	02/1990	Pomerene et al.		-		
	AG1	4,942	2,525	07/1990	Shintani et al.				
	AH1	4,992	2,938	02/1991	Cocke et al.				
0	Al1	5,067	7,069	11/1991	Fite et al.				
				FOREIG	GN PATENT DOCUMENTS				
XAMINER NITIAL			UMENT BER	DATE	COUNTRY	C	LASS	SUB- CLASS	TRANSLATION
9	AJ1	O 51	5 166 A1	11/1992	EP		-		Ye:
_0/0/	AK1	0 53	3 337 A1	03/1993	EP .	<			Ye:
10	AL1	wo:	91/20031 A1	12/1991	PCT	_	<u> </u>	 	Ye:
			OTI	IER (Including A	uthor, Title, Date, Pertinent Pa	ages. etc.)			
9	AM	1	Processors,"	et al., "An Instruct IEEE Transactions	tion Issuing Approach to Enhands on Computers, IEEE, Vol. C-3	ong Performa 55, No. 9, Sep	ince in Mi itember 19	186, pp. 815-	828.
9	AN	1	Agerwala, T. a 1987, pp. 1-61		nh Performance Reduced Instruc	ction Set Proc	essors, lE	3M Research	Division, March 31
	7 AO	1	Aiken, A. and Symposium o	Nicolau, A., "Perfi n <i>Programming</i> , S	ect Pipelining: A New Loop Para pringer, ISBN 3-540-19027-9, 1	allelization Te 988, pp. 221-	chnique*, 235.	" ESOP '88, 2	2nd European
	АР	1			roved Area-Efficient Register Ali January 23, 1990, 24 pages.	ias Table for I	Implemen	ting HPS," U	niversity of
	AQ	1			ion Stream Parallelism Is Great No. 3, ACM, May 1991, pp. 276		" 18th Ani	nual Internatio	onal Symposium o
XAMINER		$\stackrel{(\mathcal{H})}{\leftarrow}$		Z		DAT	E CONSI	DERED	12
	•	\	> //		•	177		フブラー	100

FORM PTO-1449 INFORMATION DISCLOSURE

ATTY. DOCKET NO. APPLICATION NO. 2047.0170009 (As Corrected) 10/086,197

APPLICANT GARG et al.

FILING DATE

					March 1, 2002	2154		
				U	S. PATENT DOCUMENTS			
EXAMINER INITIAL		DOC NUM	UMENT IBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	7 AA2	5,10	9,495	04/1992	Fite et al.			
7	AB2	5,14	2,633	08/1992	Murray et al.			
	AC2	5,21	4,763	05/1993	Blaner et al.			
	AD2		2,244	06/1993	Carbine et al.			
	AE2	5,22	6,126	07/1993	McFarland et al.			
	AF2	5,230	0,068	07/1993	Van Dyke et al.			
	AG2	5,25	1,306	10/1993	Tran			1
- L	AH2	5,26	1,071 [°]	11/1993	Lyon			
-A	Al2		5,569 [°]	09/1994	Tran		 	
		<u>.L _:</u>		FOR	EIGN PATENT DOCUMENTS	·		
EXAMINER NITIAL			:UMENT IBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATION
	AJ2							Ye
	AK2							Ye
	AL2	+		+			 	Ye
	1762	l						N
9	AM.	2			roach to Scientific Array Processing Il. 14, September 1981, pp. 18-27.	r: The Architectural De	sign of the A	P-120B/FPS-164
	AN	<u>2</u>	Family," Con Colwell, R.P.	mputer, IEEE, Vo		g Compiler," <i>Proceedir</i>	ngs of the 2n	d International
			Family," Con Colwell, R.P.	mputer, IEEE, Vo	ol. 14, September 1981, pp. 18-27. Architecture for a Trace Scheduling	g Compiler," <i>Proceedir</i>	ngs of the 2n	d International
			Colwell, R.P. Conference October 198	nputer, IEEE, Vo	ol. 14, September 1981, pp. 18-27. Architecture for a Trace Scheduling	g Compiler," Proceedir es and Operating Syste g System For Supersc	ngs of the 2n ems, IEEE C	d International omputer Society,
	AN	2	Colwell, R.P. Conference October 198 Dwyer, H., II Cornell Univ	P. et al., "A VLIW on Architectural 37, pp. 180-192. II, Ph.D., A Multipersity, UMI Disse	Architecture for a Trace Scheduling Support for Programming Language pole, Out-of-Order, Instruction Issuin	g Compiler," Proceedires and Operating System g System For Supersoliii-xvi and 1-249.	ngs of the 2nems, IEEE C	d International computer Society,
	AN	2	Colwell, R.P. Conference October 198 Dwyer, H., Il Cornell Univ	P. et al., "A VLIW on Architectural 37, pp. 180-192. II, Ph.D., A Multipersity, UMI Dissertand Riseman, Es On Computers, I., "The Implement	Architecture for a Trace Schedulin. Support for Programming Language of the Out-of-Order, Instruction Issuin ertation Services, August 1991, pp.	g Compiler," Proceedires and Operating System g System For Superso iii-xvi and 1-249. ce Parallel Dispatching 415. cocode," International S g, ACM, 1986, pp. 68-	ags of the 2nems, IEEE Constant Process g and Execute Symposium of 74.	d International computer Society, ors, Dissertation fo
SAMINER TO	AN AO AP	2 2	Colwell, R.P. Conference October 198 Dwyer, H., Il Cornell Univ	P. et al., "A VLIW on Architectural 37, pp. 180-192. II, Ph.D., A Multipersity, UMI Dissertand Riseman, Es On Computers, I., "The Implement	Architecture for a Trace Scheduling Support for Programming Language pole, Out-of-Order, Instruction Issuing tration Services, August 1991, pp. .M., "Percolation of Code to Enhand IEEE, December 1972, pp. 1411-1981.	g Compiler," Proceedires and Operating System g System For Superso iii-xvi and 1-249. ce Parallel Dispatching 415.	ags of the 2nems, IEEE Constant Process g and Execute Symposium of 74.	d International computer Society, ors, Dissertation for the control of the contro
EXAMINER: in not considered.	AN AO AP	2 2 2	Colwell, R.P. Conference October 198 Dwyer, H., II Cornell Univ	P. et al., "A VLIW on Architectural 37, pp. 180-192. II, Ph.D., A Multipersity, UMI Dissertand Riseman, Es On Computers, of the 19th Annual 19th Annu	Architecture for a Trace Scheduling Support for Programming Language Pole, Out-of-Order, Instruction Issuing extation Services, August 1991, pp. M., "Percolation of Code to Enhand IEEE, December 1972, pp. 1411-1991. That ion of Prolog via VAX 8600 Microprogramming with Workshop on Microprogramming Control in Conformance with MPEP 66	g Compiler," Proceedires and Operating System g System For Superso iii-xvi and 1-249. ce Parallel Dispatching 415. cocode," International S g, ACM, 1986, pp. 68-	and Executions and Execution of the control of the	d International omputer Society, ors, Dissertation for ion," IEEE


ATTY. DOCKET NO. 2047.0170009 (As Corrected)

APPLICATION NO. 10/086,197

APPLICANT GARG et al.

FILING DATE March 1, 2002

					March 1, 2002		2154			
				U.	S. PATENT DOCUMENTS					
EXAMINER INITIAL		DOC	UMENT IBER	DATE	NAME	CL	ASS	SUB		FILING DATE
	AA3	5,355	5,457	10/1994	Shebanow et al.					
77	AB3	5,398	3,330	03/1995	Johnson					1
	AC3	5,442	2,757	08/1995	McFarland et al.					
	AD3	5,448	3,705	09/1995	Nguyen et al.					
	AE3	5,487	7,156	01/1996	Popescu et al.					
	AF3	_	7,499	03/1996	Garg et al.			1	1	
1	AG3	 	1,776	10/1996	Popescu et al.			Τ.	†	1
1'_	AH3		4,927	11/1996	Scantlin	·	 		1	1
7	AI3	+	2,636	01/1997	Popescu et al.		1	_	1	
	Alo	1 0,002	2,000		EIGN PATENT DOCUMENTS					<u> </u>
XAMINER		T		TOR	EIGN PATENT DOCUMENTS			1		
NITIAL		DOC NUM	UMENT BER	DATE	COUNTRY	CL	ASS	SUB CLA		TRANSLATIO
	AJ3									Y
	AK3									Y
	AL3						•			. Y
	1				Author, Title, Date, Pertinent Pa			_1		
9	AM	<u>3</u>			"Code Scheduling and Register A on Supercomputing, ACM, 1988,		rge Bas	ic Block	s," Pro	oceedings of the
9	AM	<u>3</u>	2nd Internation Gross, T.R. a	nal Conference		pp. 442-452.				
			Gross, T.R. a Microprogram Groves, R.D.	and Conference nd Hennessy, J. nming, IEEE & A	on Supercomputing, ACM, 1988, L., "Optimizing Delayed Branches	pp. 442-452. s," Proceedings 20. C Processor Ar	s of the	5th Ann	nual W	orkshop on ngs 1989 IEEE
9 9	AN	3	Gross, T.R. a Microprogram Groves, R.D. International of	and Oehler, R., Conference on C	on Supercomputing, ACM, 1988, L., "Optimizing Delayed Branches, CM, October 5-7, 1982, pp. 114-1 "An IBM Second Generation RISC	pp. 442-452. s," Proceedings 20. C Processor Arters and Processor	s of the	5th Ann	oceedii.ctober	orkshop on ngs 1989 IEEE 1989, pp. 134-13
9 9 9	AN	<u>3</u>	Gross, T.R. a Microprogram Groves, R.D. International Growth of the control of t	and Oehler, R., Conference on C	on Supercomputing, ACM, 1988, L., "Optimizing Delayed Branches, CM, October 5-7, 1982, pp. 114-1 "An IBM Second Generation RISC Computer Design: VLSI in Computers estruction Issue in the NonStop Cy	pp. 442-452. s," Proceedings 20. C Processor Arters and Process yclone Process 0, pp. 216-226. and Analysis,"	s of the chitecticssors, I	5th Ann	oceedictober	orkshop on ngs 1989 IEEE 1989, pp. 134-13 ne 17th Annual
S S XAMINER	AN AO AP	3 3	Gross, T.R. a Microprogram Groves, R.D. International Growth of the control of t	and Oehler, R., Conference on C	on Supercomputing, ACM, 1988, L., "Optimizing Delayed Branches, CM, October 5-7, 1982, pp. 114-1 "An IBM Second Generation RISC Computer Design: VLSI in Computer Struction Issue in the NonStop Cycomputer Architecture, ACM, 1996 (Computer Architecture, ACM, 1996) ementation of VAX: Initial Design	pp. 442-452. s," Proceedings 20. C Processor Arters and Process yclone Process 0, pp. 216-226. and Analysis," 0. 282-291.	or," Proceed	5th Ann	oceedictober	orkshop on ngs 1989 IEEE 1989, pp. 134-13 ne 17th Annual
XAMINER: Init	AN AO AP AQ tial if refer	3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	Gross, T.R. a Microprogram Groves, R.D. International C Horst, R.W. e International S Hwu, W. et al Hawaii International	and Hennessy, J. aming, IEEE & A and Oehler, R., Conference on C at al., "Multiple In Symposium on C	on Supercomputing, ACM, 1988, L., "Optimizing Delayed Branches, CM, October 5-7, 1982, pp. 114-1 "An IBM Second Generation RISC Computer Design: VLSI in Computer Struction Issue in the NonStop Cycomputer Architecture, ACM, 1996 Demonstration of VAX: Initial Design are on System Sciences, 1986, pp. 1996 on is in conformance with MPEP 6	pp. 442-452. s," Proceedings 20. C Processor Arters and Process yclone Process 0, pp. 216-226. and Analysis," 0. 282-291.	or," Proceed	5th Ann	oceedictober	orkshop on ngs 1989 IEEE 1989, pp. 134-13 ne 17th Annual



INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO. 2047.0170009 (As Corrected)

APPLICATION NO. 10/086,197

APPLICANT GARG et al.

FILING DATE

					March 1, 2002		2154			
				U	S. PATENT DOCUMENTS					
EXAMINER INITIAL		DOC NUM	UMENT	DATE	NAME	CLA	ASS	SUE		FILING DATE
	AA4	5,625	5,837	04/1997	Popescu et al.				7	
	AB4		7,983	05/1997	Popescu et al.				1	
	AC4	1	3,841	01/1998	Popescu et al.					
	AD4	5,737	7,624	04/1998	Garg et al.					
	AE4	+	3,575	06/1998	McFarland et al.			1		
	AF4		3,210	07/1998	Henstrom et al.		1	1	1	
	AG4	 	7,025	08/1998	Popescu et al.		\top		1	
	AH4		2,205	11/1998	Kelly et al.		1	 	1	
1//	A14		2,293	11/1998	Popescu et al.		十		1	
-9/	I AI4	3,03	2,293							
YAMNED		т. —		- FOR	EIGN PATENT DOCUMENTS			1		Т
EXAMINER NITIAL			UMENT IBER	DATE	COUNTRY	CLA	\ss	SUE		TRANSLATION
	AJ4									Y 1
	AK4									Y
	AL4									Y
					Author, Title, Date, Pertinent F					<u> </u>
	AN	4			sign Choices for the HPSm Micronce on System Sciences, 1987, p		Proce	edings	of the	Twentieth Annual
	AO	<u>4</u>			, "Exploiting Parallel Microproces ual International Symposium on C					
	AP	4			Sm, a High Performance Restrict ual Symposium on Computer Arc					nimal Functionalit
			Hwu W an		Sm2: A Refined Single-chip Micro	oengine," Procee	dings	of <i>HIC</i> S	S-21-	Volume I -
e	AQ	4		e, 1988, pp. 30-40) .			7	1	
EXAMINER			Architecture		on is in conformance with MPEP			SKOEKE	ZŽ	10>

JUN 0 5 2003 23

FORM PTO-1449

INFORMATION DISCLOSURE STATEMENT TRADE

ATTY. DOCKET NO. 2047.0170009 (As Corrected)

APPLICATION NO. 10/086,197

APPLICANT

GARG et al.
FILING DATE
March 1. 2002

				<u> </u>	March 1, 2002		2154		
				U	S. PATENT DOCUMENTS				
EXAMINER INITIAL			CUMENT IBER	DATE	NAME	CL	_ASS	SUB- CLASS	FILING DATE
	AA5	5,97	4,526	10/1999	Garg et al.		<u> </u>		
	AB5	6,28	9,433 B1	09/2001	Garg et al.			<u> </u>	-
	AC5								
	AD5	1						<u> </u>	
	AE5								
	AF5							ļ	
	AG5								
	AH5	↓							
	AI5								
		,		FOR	EIGN PATENT DOCUMENTS				
EXAMINER INITIAL			CUMENT IBER	DATE	COUNTRY	CL	_ASS	SUB- CLASS	TRANSLATION
	AJ5								Ye: No
	AK5		, , , , , , , , , , , , , , , , , , , 			· · · · · ·			Yes No
	AL5	1							Yes
		_L			Author, Title, Date, Pertinent			<u> </u>	No
1	1	<u>5</u>							,
	AN	<u>5</u>	Johnson, W.	M., Super-Scala	ar Processor Design, Dissertatio	on for Stanford U	niversity,	1989, pp. ii-x	iii and 1-134.
	AO	<u>5</u>	Proceedings	and Wall, D.W., - <i>3rd Internation</i> ≿M, April 1989, p	"Available Instruction-Level Par al Conference on Architectural p. 272-282.	rallelism for Supe Support for Prog	erscalar a ramming	and Superpipe Languages a	elined Machines," and Operating
	AP	<u>5</u>			l Packaging Plateaus of Proces 989, pp. 229-232.	sor Performance	e," Interna	ational Confer	rence of Computer
9	AQ	5	Jouppi, N.P., Performance	, "The Nonunifon e," <i>IEEE Transac</i>	m Distribution of Instruction-Lev tions on Computers, IEEE, Vol.	el and Machine F 38, No. 12, Dece	Parallelis ember 19	m and Its Effo 89, pp. 1645	ect on -1658.
EXAMINER		TK 7				DAT	E.CONS	IDEREO .	



INFORMATION DISCLOSURE STATEMENT


ATTY. DOCKET NO. 2047.0170009 (As Corrected)

APPLICATION NO. 10/086,197

APPLICANT GARG et al.

FILING DATE

					FILING DATE March 1, 2002	GROU 2154	<u> </u>	
		7		<u> </u>	S. PATENT DOCUMENTS		1	
EXAMINER NITIAL			CUMENT MBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA6							
	AB6							
	AC6	—						
	AD6							.
	AE6	4		ļ				
	AF6	-		-				
	AG6	+-	<u> </u>	 				
	AH6			 			+	
	Al6			505	REIGN PATENT DOCUMENTS			
XAMINER			· · · · · · · · · · · · · · · · · · ·	FOR	REIGN PATENT DOCUMENTS	<u> </u>	1	1
NITIAL			CUMENT MBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATIO
	AJ6							,
	AK6							`
	AL6							
			OT	HER (Including	Author, Title, Date, Pertinent Pa	ines etc.)	•	
		1						
	AN	<u>6</u>			duling For Superscalar Architecture	es," Annu. Rev. Comp	out. Sci., Annu	al Reviews, Inc.,
	AN	<u>6</u>	Lam, M.S., "I Vol. 4, 1990,		eduling For Superscalar Architecture	es," Annu. Rev. Comp	out. Sci., Annu	al Reviews, Inc.,
	AN	6	Vol. 4, 1990, Lightner, B.D	pp. 173-201. . and Hill, G., "T	The Metaflow Lightning Chip Set," (-
			Vol. 4, 1990, Lightner, B.D Society Press Melvin, S. an	pp. 173-201. . and Hill, G., "Ts, February 25 -	The Metaflow Lightning Chip Set," (COMPCON Spring '91	digest of pap	ers, IEEE Composite Compos
	AO	<u>6</u>	Vol. 4, 1990, Lightner, B.D Society Press Melvin, S. an Techniques," pp. 287-296.	pp. 173-201. . and Hill, G., "7s, February 25 - d Patt, Y., "Exp The 18th Annu . et al., "SIMP (schitecture," Pro	The Metaflow Lightning Chip Set," (March 1, 1991, pp. 13-18. Ioiting Fine-Grained Parallelism Th	COMPCON Spring '91 rough a Combination mputer Architecture, V	of Hardware a	ers, IEEE Compi and Software ACM, May 1991, Speed Single-
XAMINER	AO AP	6	Vol. 4, 1990, Lightner, B.D Society Press Melvin, S. an Techniques," pp. 287-296. Murakami, K. Processor Ar	pp. 173-201. . and Hill, G., "7s, February 25 - d Patt, Y., "Exp The 18th Annu . et al., "SIMP (schitecture," Pro	The Metaflow Lightning Chip Set," (March 1, 1991, pp. 13-18. Ioiting Fine-Grained Parallelism The lal International Symposium on Core Single Instruction stream/Multiple in	COMPCON Spring '91 rough a Combination mputer Architecture, V	of Hardware a fol. 19, No. 3,	ers, IEEE Comp and Software ACM, May 1991, Speed Single-
XAMINER: I	AQ AQ Initial if refer	6 6 ence b	Vol. 4, 1990, Lightner, B.D Society Press Melvin, S. an Techniques," pp. 287-296. Murakami, K. Processor Ar 1989, pp. 78-	pp. 173-201. . and Hill, G., "Is, February 25 - d Patt, Y., "Exp The 18th Annu et al., "SIMP (schitecture," Pro 85.	The Metaflow Lightning Chip Set," (March 1, 1991, pp. 13-18. Ioiting Fine-Grained Parallelism The lal International Symposium on Core Single Instruction stream/Multiple in	rough a Combination mputer Architecture, V	of Hardware a lol. 19, No. 3,	and Software ACM, May 1991 Speed Single-chitecture, ACM



INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO. 2047.0170009 (As Corrected)

APPLICATION NO. 10/086,197

APPLICANT GARG et al.


FILING DATE

GROUP

			-		March 1, 2002		2154		
				U	J.S. PATENT DOCUMENTS				
EXAMINER INITIAL			CUMENT MBER	DATE	NAME	(CLASS	SUB- CLASS	FILING DATE
	AA8								
	AB8								
	AC8								ļ <u>.</u> .
	AD8	 						ļ	<u> </u>
	AE8	1							
	AF8	-							
	AG8	1		<u> </u>					
	AH8	-		 				_	-
	AI8							<u>. L</u>	
		1		FOR	REIGN PATENT DOCUMENT	rs		1	· · · · · · · · · · · · · · · · · · ·
EXAMINER INITIAL			CUMENT MBER	DATE	COUNTRY	(CLASS	SUB- CLASS	TRANSLATION
	AJ8								Ye. N
	AK8								Yes No
	AL8								Yes
			ОТ	HER (Including	g Author, Title, Date, Pertin	ent Pages, etc.)			1
	AM	8	Peleg, A. and And Their Cl	d Weiser, U., " ISC Performan	'Future Trends in Microproc nce Potential", IEEE, 1991, p	eessors: Out-of-O pp. 263-266.	rder Exec	cution, Specul	ative Branching
	AN	<u>8</u>			S., "The Performance Potent of Symposium on Computer A				," Proceedings of
	AO	8			2: A Restartable Architecture rchitecture, ACM, June 1987,		roceeding	s of the 14th I	ntemational
	AP	<u>8</u>	Popescu, V.	et al., "The Met	aflow Architecture", IEEE Mid	cro, IEEE, June 19	91, pp. 10	0-13 and 63-73	3.
	AQ	8			Beyond Static Scheduling in ol. 18, Issue 3, June 1990, pp		ocessor,"	ACM SIGARO	H Computer
EXAMINER /			1//			DA	TE CONS	ERED .	1/1/2

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

::ODMA\MHODMA\SKGF_DC1;126875;1



ATTY. DOCKET NO. 2047.0170009 (As Corrected)

APPLICATION NO. 10/086,197

APPLICANT GARG et al.

FILING DATE

					March 1, 2002		.54	
				U.S	S. PATENT DOCUMENTS			
EXAMINER INITIAL		DOC	UMENT IBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	AA7							
	AB7					<u> </u>		
	AC7	1		1	-			
	AD7				•			
 	AE7							
·	AF7			i				
	AG7		-					
	AH7							
	Al7							
				FORE	IGN PATENT DOCUMENTS			
EXAMINER INITIAL			UMENT IBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATION
	AJ7	11011					02.00	Yes No
	AK7							Yes
	AL7							Yes No
	1	•	OTI	IER (Including A	Author, Title, Date, Pertinent	Pages, etc.)	*	
	AN	7	Annual Works Patt, Y. et al.,	*Experiments wi	s Regarding HPS, A High Perf gramming, ACM, December 3- th HPS, a Restricted Data Flor rs, 1986, pp. 254-258.	-6, 1985, pp. 109-116). 	
	AO	7	Patt, Y.N. et a Workshop on	al., "HPS, A New Microprogrammii	Microarchitecture: Rationale a ng, ACM, December 1985, pp.	nd Introduction," <i>Pro</i> d 103-108.	ceedings of the 1	8th Annual
	АР	7			eneration of HPS Microinstructi ure: Proceedings of the 19th Ai			
EXAMINER (ACI	} 			, J.L, <i>Computer Architecture A</i> 290-314 and 449.		ch, Morgan Kauf	mann Publishers,
EXAMINER: Initi	al if refere	ence co	onsidered, wheth	her or not citation	is in conformance with MPEP) 6/ 6	in conformance and
not considered. I::ODMA\MHODMA	nclude co	py ð (t)	nis form with ne	xt communication	n to Applicant.		- <i>l</i>	

TRADEN ATTY. DOCKET NO. 2047.0170009 (As Corrected)

APPLICATION NO. 10/086,197

INFORMATION DISCLOSURE STATEMENT

APPLICANT GARG et al

INF	JRMATIO	N DIS	CLOSORE_51	AIEMENI	GARG et al.				
	****				FILING DATE March 1, 2002		GROUI 2154	· ————	
				U.	S. PATENT DOCUMENTS	-			
EXAMINER INITIAL		DOC NUM	UMENT IBER	DATE	NAME	CL	.ASS	SUB- CLASS	FILING DATE
	AA9	T							
_	AB9								
	AC9								
	AD9								
	AE9								
	AF9					·			
	AG9								
	AH9								
	AI9								
				FORE	EIGN PATENT DOCUMENTS				
EXAMINER INITIAL			UMENT IBER	DATE	COUNTRY	ci	.ASS	SUB- CLASS	TRANSLATION
	AJ9								Yes No
	AK9								Yes
	AL9								Yes No
		<u> </u>	OT	HFR (Including	Author, Title, Date, Pertinent F	Pages, etc.)		-1	
9	АМ	9	Smith, J.E. a 12th Annual	nd Pleszkun, A.F International Sym	R.,"Implementation of Precise Int nposium on Computer Architectu	terrupts in Pipel ure, IEEE, June	ined Pro 1985, pp	cessors,* <i>Pro</i> 5. 36-44.	oceedings of the
	AN	9	Smith, M.D. e Architectural	et al., "Limits on I Support for Prog	Multiple Instruction Issue," <i>Proce</i> tramming Languages and Operat	eedings of the 3 ting Systems, A	ard Intern CM, Apr	<i>ational Confe</i> il 1989, pp. 2	erence on 190-302.
	АО	9	Sohi, G. S. a Proceedings	nd Vajapeyam, S of the 14 th Annua	S., "Instruction Issue Logic For Hi al International Symposium on Co	igh-Performand computer Archite	ce, Interru ecture, A	uptable Pipeli CM, June 2-5	ined Processors," 5, 1987, pp. 27-34.
	AP	9	Swensen, J./ International	A. and Patt, Y.N., Conference on S	, "Hierarchical Registers for Scie Supercomputing, ICS, July 4-8, 19	entific Computer 988, pp. 346-35	rs," Confe 53.	erence Proce	edings: 1988
	AQ	9	Thornton, J.E	E., Design of a Co	omputer: The Control Data 6600,	,		1	58-140.
EXAMINER /	()	<u> </u>	_\			_ DAT	E CONS	IDERED	183

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.
::ODMA\MHODMA\SKGF_DC1;126875;1

JUN 0 5 2003

FORM PTO-1449

INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO. 2047.0170009 (As Corrected)

APPLICATION NO. 10/086,197

APPLICANT GARG et al.

					FILING DATE March 1, 2002		GROUI 2154	P	
				U	.S. PATENT DOCUMENTS				
EXAMINER NITIAL			UMENT	DATE	NAME	CL	ASS	SUB-	FILING DATE
	AA10	NUM	IBER					CLASS	
	AB10			 					1
	AC10	1						 	-
	AD10								1
	AE10			 				 	
	AF10	1						†	
	AG10	 		<u> </u>					
	AH10	1		1				+	·
	AI10	 						 	
	1,410			FOR	REIGN PATENT DOCUMENTS				
XAMINER	1	Τ		1				T	
NITIAL			UMENT IBER	DATE	COUNTRY	CL	ASS	SUB- CLASS	TRANSLATION
	AJ10								Ye N
,	AK10								Ye:
	AL10		··						Ye:
	· I - · · ·	1		1	g Author, Title, Date, Pertinent F	<u> </u>			1
									
į į	AN Tjaden, G.S. and Flynn, M.J., "Representation of Concurrency with Ordering Matrices," <i>IEEE Tr. Computers</i> , IEEE, Vol. C-22, No. 8, August 1973, pp. 752-761.								-
	AN	<u>10</u>					Matrices	," IEEE Trans	sactions On
	AN	<u>10</u>	Computers, I	EEE, Vol. C-22		l. Ising Ordering N			
			Tjaden, G.J., Hopkins Univ	Representation rersity, UMI Diss	, No. 8, August 1973, pp. 752-761	sing Ordering M 9.	datrices,	Dissertation t	for The Johns
	AO	10	Tjaden, G.J., Hopkins Univ Tomasulo, R Developmen	Representation versity, UMI Diss. .M., "An Efficient, International Efficient Hards	, No. 8, August 1973, pp. 752-761 n and Detection of Concurrency Usertation Services, 1972, pp. 1-19 nt Algorithm for Exploiting Multiple	sing Ordering M 9. Arithmetic Unit ol. 11, No. 1, Ja	s," IBM anuary 1	Dissertation to Journal of Re 1967, pp. 25-3	for The Johns search and 33. Proceedings of the

JUN 0 5 2003 2

FORM PTO-1449

INFORMATION DISCLOSURE STATEMENT

ATTY. DOCKET NO. 2047.0170009 (As Corrected)

APPLICATION NO. 10/086,197

APPLICANT GARG et al.

FILING DATE

GROUP

:ODMA\MHODM	WERCE L	C1·12	6975:1		}	FILING DATE March 1, 2002		GROU! 2154		
MODHIVI MINDO	AISNGF D	<u>VI. 12</u>	00/5.1	U	LS. PAT	TENT DOCUMENTS		12231		
EXAMINER INITIAL		DOCUMENT NUMBER		DATE		NAME	CLASS	LASS	SUB- CLASS	FILING DATE
	AA11	†	<u> </u>	1						1
	AB11	\top		1		Taring Manager			 	
	AC11	1		1						
	AD11	1		1				-	—	
	AE11									
	AF11					'			1	
	AG11				\neg					
•	AH11			1	\neg					
	Al11	\top							1	
				FOR	REIGN F	PATENT DOCUMENTS				
EXAMINER INITIAL		DOC	CUMENT MBER	DATE	С	COUNTRY	С	LASS	SUB- CLASS	TRANSLATION
	AJ11									Yes No
	AK11									Yes No
	AL11									Yes No
			ОТ	HER (Including	g Autho	or, Title, Date, Pertinent Pa	ges, etc.)			
,	Uvieghara, G.A. et al., "An Experimental Single-Chip Data Flow CPU," IEEE Journal of Solid-State Cir No. 1, January 1992, pp. 17-28.									Circuits, Vol. 27,
AN 11 Uvieghara, G.A. et al., "An Experimental Single-Chip Data Flow CPU," Symposium on ULSI Circuit Technical Papers, May 1990, 2 pages. AO 11 Wedig, R.G., Detection of Concurrency In Directly Executed Language Instruction Streams, Disse University, UMI Dissertation Services, June 1982, pp. ii, iii, v, vii-xv and 1-179.								s Design Digest of		
								tation for Stanford		
	AP Weiss, S. and Smith, J.E., "Instruction Issue Logic in Pipelined Supercomputers," <i>IEEE Transactions on College, Vol. C-33, No. 11, November 1984, pp. 1013-1022 (77-86).</i>									ns on Computers,
	AQ	<u>11</u>		nnual Workshop		ficroarchitecture of an HPS croprogramming, ACM SIGM				
EXAMINER		X					DA	TE CONS	IDERED	2/87
	1	~							0/4	· <i>V</i> [0]

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant. ::ODMA\MHODMA\SKGF_DC1;126875;1